

[0004] This problem has been addressed in amplifiers by using the harmonic mean principle that is described by the equation $z=x*y/(x+y)$, where x and y represent push

and pull currents, respectively, and z represents a bias current. From this relationship it can be seen that as a push current becomes larger (represented by x here, for example), the accompanying pull current will become smaller, but will not result in a "cut-off" of the transistor carrying the pull current because the pull current can never become
5 smaller than the bias current. Likewise, a large pull current will be accompanied by a small push current, which also can never become smaller than the bias current.

[0005] Bipolar devices have been used to implement the harmonic mean principle in class-AB output stages. However, the relatively limited beta available from bipolar transistors disadvantageously restricts the suitability of a bipolar implementation for
10 applications requiring a large push/pull current to quiescent current ratio. Proposed topologies, for MOS devices such as those discussed in Hogervost, R. et al., "A compact Power-Efficient 3V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries," *IEEE JSSC* 29(12):1718 (Dec. 1994), are unsuitable for applications requiring a low supply voltage because they require a supply voltage of at
15 least $2 * V_{GS} + V_{DS}^{sat}$.

[0006] Therefore it can be seen that there remains a need for the high gain class-AB output stage that is able to operate using a low-voltage power supply. The present invention provides this and other advantages as will be apparent from the following detailed description and accompanying figures.

20

SUMMARY OF THE INVENTION

[0007] The limitations of prior circuits having output stages are overcome by the present invention, which is a circuit having a class-AB output stage. In an exemplary embodiment, a plurality of MOS transistor devices are configured in a translinear loop
25 to generate first and second control currents having a harmonic mean relationship. A first output circuit is coupled to a first voltage supply and an output node so that the first output circuit sources a first output current based on the first control current. A second output circuit is coupled to a second voltage supply and an output node so that the second output circuit sources a second output current based on the second control
30 current.

[0018] The operation of MOS devices in weak inversion occurs in a MOS device when the gate-to-source voltage is just slightly less than the threshold voltage. Threshold in a MOS device is defined as the voltage at which a channel is formed under the gate. With operation in weak inversion no channel is formed. Operation in weak inversion

allows the MOS device to operate in the region wherein the drain current increases exponentially as a function of the gate voltage. The circuit architecture of the present invention utilizes MOS devices operating in weak inversion and configured in a translinear loop. The use of transistors in a translinear loop configuration is well known in the art. The operational characteristics of the translinear loop configuration need not be described in detail herein.

[0019] The present invention implements the product terms $x*y$ and $z*(x+y)$ of the harmonic mean function by employing MOS devices **101-104** in a low-voltage translinear loop that is biased by a current source **105**. As will be discussed in greater detail below, the bias current z can be altered to tailor the circuit response for specific applications. The current source **105**, which generates the bias current z , may be generated using conventional transistor circuits. Alternatively, if the output stage **100** is part of an integrated circuit, the current source **105** may simply be a resistor coupled to a power supply. In this embodiment, the current source **105** would be external to the integrated circuit to permit user selection of the resistor value and thus the bias current. The present invention is not limited by the specific implementation of the current source **105**. The various currents of the mean harmonic function are generated by various ones of the individual MOS devices. Specifically, the MOS device **101** comprises a drain coupled to a current mirror **107** from which a current y is supplied. Likewise, the MOS device **103** comprises a drain coupled to a current mirror **108** from which a current x is supplied. The gate of the MOS device **101** is coupled to both the current mirror **107** and the current mirror **108**, which commonly supply the current $x + y$ to the gate of the MOS device **101** and the gate and the drain of the MOS device **102**. The source of the MOS device **101** and the source of the MOS device **104** are coupled to the drain of a MOS device **106**, which allows the output stage **100** to be modulated according to an input voltage V_{in} applied to the gate of the MOS device **106**. A bias voltage **110** is applied to the sources of the MOS devices **102-103**, which sink the currents $x + y$ and x , respectively. A bias current z is generated by a current source **105** and applied to the gate of the MOS device **103** and the drain and the gate of the MOS device **104**.

09/04/2004 08:30:01
T09030.00000000

[0020] Low-voltage operation of the output stage **100** is achieved by configuring the translinear loop so that no MOS devices are placed in series across a power supply within the translinear loop. The invention is operable with supply voltages as low as $V_{GS} + 2 * V_{DS}^{sat}$ where V_{GS} is the gate-to-source voltage, and V_{DS} is the drain-to-source voltage at saturation. This minimum voltage is required by the MOS device **101** that carries current y , and the MOS device **106**, which modulates the translinear loop according to an input voltage applied to the gate of the MOS device **106**.

[0021] Using Kirchhoff's voltage law, the gate-to-source voltages in the translinear loop may be represented by the expression $V_{GS} \text{ 101} - V_{GS} \text{ 102} + V_{GS} \text{ 103} - V_{GS} \text{ 104}$ where the MOS device **101** has gate-to-source voltage $V_{GS} \text{ 101}$, the MOS device **102** has gate-to-source voltage $V_{GS} \text{ 102}$, the MOS device **103** has gate-to-source voltage $V_{GS} \text{ 103}$, and the MOS device **104** has gate-to-source voltage $V_{GS} \text{ 104}$. Simplifying, the expression becomes $V_{GS} \text{ 101} + V_{GS} \text{ 103} = V_{GS} \text{ 102} + V_{GS} \text{ 104}$, where the MOS device **101** carries the current y , $V_{GS} \text{ 103}$ carries the current x , the MOS device **102** carries the current $x+y$, and the MOS device **104** carries current z . Thus, each of the MOS devices **101-104** carries one component of the currents from the harmonic mean equation discussed above. Because the currents are an exponential function of the gate voltages, as discussed above, the currents may be expressed as product terms of the harmonic mean: $x*y=z*(x+y)$. It should be noted that maintaining the balance of currents using harmonic mean is important for operation with quiescent currents. That is, it is desirable to maintain the harmonic mean relationship when no signal is present at the input (V_{in}). When a signal is present and significant current is flowing through the output stage **100**, the harmonic mean relationship of the currents need not be maintained.

[0022] The currents x and y are mirrored to the output as shown by the arrows in FIG. 1 to obtain an output voltage V_{out} with a rail-to-rail swing. The desired push/pull currents are generated by output MOS devices **112** and **114**, respectively. As illustrated in FIG. 1, the output MOS device **112** generates a current x while the output MOS device **114** generates the output current y . The output voltage V_{out} is taken from an output node **116** between the two MOS output devices **112** and **114**. The maximum achievable push/pull current is limited by the MOS output devices **112** and **114** entering the linear

region of operation. The push/pull current can be increased by increasing the aspect ratios (*i.e.* the width-to-length ratio of the channel) of the MOS output devices **112** and **114**. The maximum achievable output voltage is determined by the supply voltage and by the saturation voltage of the MOS output devices **112** and **114**.

- 5 [0023] Circuit operational parameters may be varied to suit a variety of different applications. For example, increasing the supply voltage for a given quiescent current will advantageously increase the maximum current load. The increased voltage provides higher push/pull current-to-quiescent-current ratios, but results in higher power consumption. In this example, the circuit operational parameters have been
- 10 varied to increase the maximum current load. This configuration may be advantageously used for power applications.

- [0024] Reciprocally, increasing the quiescent current for a given supply voltage will advantageously improve the gain-bandwidth product and crossover distortion performance of the circuit. As those skilled in the art can appreciate, MOS transistors
- 15 have an inherent capacitance associated with the gate. If the quiescent current is too low, the gate capacitance limits the frequency response. Thus, by increasing the quiescent current for audio applications, the effects of the inherent gate capacitance are minimized and the frequency response and crossover distortion performance of the output stage **100** are improved. The increased quiescent current provides better
- 20 frequency and crossover distortion performance, but results in lower push/pull current to quiescent current ratios. In this example, the circuit operational parameters have been altered to improve the signal response characteristics of the output stage **100**. This configuration may be used to advantageously increase the fidelity of the amplification of the output stage **100** for applications, such as audio circuits.

- 25 [0025] The circuit of FIG. 1 has been simulated using the process parameters of the modern 0.35-micron CMOS technology using a value of 200 nA for current *z*, a supply voltage of 1.8V, and a quiescent current of 2.4 μ A to achieve a load current-to-quiescent-current ratio of over 200.

- [0026] FIG. 2 is an example schematic diagram of the harmonic mean class-AB output
- 30 stage **100** combined with a conventional differential input stage **116** to form an operational amplifier. It should be understood that the differential input stage **116** in

094388-083001

FIG. 2 is intended to simply illustrate the operation of the output stage **100** in an operational environment. However, the present invention is directed to the output stage **100** and is not limited by the specific configuration of an input stage.

[0027] The current mirrors **107** and **108** are implemented in the circuit of FIG. 2 by
5 respective pairs of PMOS devices. The minimum operational voltage requirement of the output stage **110** is determined by the input MOS device **106**, the MOS device **101**, and the transistors in the current source **107**. In the implementation illustration in FIG. 2, the minimum voltage required to operate the output stage **110** is determined by the gate-to-source voltage (V_{GS}) of the MOS device **106** and the saturation voltages
10 (V_{DS}^{sat}) of the MOS device **101** and the MOS device M8, which is part of the current mirror **107**. Thus, the minimum voltage required for satisfactory operation of the output stage **100** is $V_{GS} + 2 * V_{DS}^{sat}$.

[0028] In the circuit implementation of FIG. 2, the current source **105** is implemented by a MOS device M11. However, as previously noted, the current source **105** may be
15 implemented by a resistor, such as an external user-selected resistor coupled to a power supply to generate the desired bias current.

[0029] The power supply illustrated in the circuit implementation of FIG. 2 is a bipolar supply generated by the voltage sources V4 and V5, each of which generates a 0.9 V level. Thus, the supply voltage of 1.8 V is generated in the form of a ± 0.9 V supplies.
20 The output MOS devices **112** and **114** are implemented in the circuit of FIG. 2 as a PMOS and NMOS device, respectively. As previously noted, the maximum output voltage of the output stage **100** is determined by the power supply and by the saturation voltages of the output devices **112** and **114**. It is desirable to maintain the MOS output devices **112** and **114** in nonlinear operation. This constraint may be met by limiting the
25 maximum output current generated by the MOS output devices **112** and **114**. Alternatively, as discussed above, the geometry of the MOS output devices **112** and **114** may be altered.

[0030] A SPICE simulation of the circuit of FIG. 2 having a current z of 200nA and a supply voltage of 1.8V resulted in a quiescent current of 3.5 μ A (including the
30 differential input stage), and an output voltage swing of 1.2V across a 2K Ω load (with a

F00E80"BBB4560

$\pm 300\mu\text{A}$ load current). The simulation also resulted in a gain-bandwidth product of 150 kHz. A 4pF Miller capacitor is used to compensate the operational amplifier.

[0031] As discussed above with respect to FIG. 1, the maximum current on a load can be increased by increasing supply voltage, while maintaining the same quiescent current, and the quiescent current can be increased to lower distortion of the circuit. The quiescent current can be varied by merely varying current source z without having to modify the rest of the circuit. Thus, the performance of the harmonic mean class-AB output stage amplifier embodied as an operational amplifier may be tailored to specific applications by varying the bias current z and/or the supply voltage only.

10 [0032] FIGS. 3 and 4 illustrate the different applications for the inventive output stage 100. FIG. 3 is a schematic diagram of the harmonic mean class-AB output stage 100 used to amplify an audio signal. For the sake of clarity, the output stage 100 is simply illustrated in block form in FIGS. 3 and 4. With reference to FIG. 3, an audio input signal 120 is provided to the output stage 100. The input signal 120 may be derived, by way of example, from the differential input stage 116 illustrated in FIG. 2. Regardless of the source of the signal, the input signal 120 is provided to the output stage 100. The input signal 120 may be applied as an input voltage V_{in} applied to the MOS device 106 (see FIG. 1). The output stage 100 generates an audio output signal 122. The output signal 122 may be in the form of a voltage, such as V_{out} in the circuit of FIG. 1. The output signal 122 is coupled to audio circuitry 124. The audio circuitry 124 may comprise an output transducer, such as a speaker, or other additional electronic circuitry, such as an audio preamplifier, mixer, power amplifier, sound-effect circuitry, and the like. These devices are all well known in the art and need not be described in greater detail herein. As noted, the present invention is directed to the inventive output stage 100, which may be coupled to many different forms of audio circuitry 124.

[0033] Typical audio applications require low distortion as a primary consideration and high gain as a secondary consideration. By increasing the quiescent current above a selected predetermined level, the gain of the output stage 100 is reduced, but the output signal 122 of the output stage 100 is more faithful to the original input signal 120 and thus is presumably more pleasing to the ear of a listener.

09436601
T00E00"000E00

[0034] FIG. 4 is a schematic diagram of the harmonic mean class-AB output stage **100** used to amplify a power control signal. Again, the output stage **100** is illustrated in block form in FIG. 4. A power control input signal **130** is provided to the output stage **100**. As noted above with respect to FIG. 3, the signal provided to the output stage **100** may come from any known circuit. One example of a circuit is illustrated in the schematic of FIG. 2, where the differential input stage **116** provides the power control input signal **130**. The power control input signal **130** may take the form of a voltage, such as V_{in} applied to the MOS device **106** (see FIG. 1). The output stage **100** generates a power control output signal **132**. In an example embodiment, the power control output signal **132** may be in the form of a voltage, such as V_{out} in the circuit of FIG. 1. The power control output signal **132** is coupled to power control circuitry **134**. The power control circuitry **134** may include, by way of example, pass transistors in a power supply, power transistors in a servomotor, stepper motor, or the like. The operation of such devices is well known in the art and need not be described in any detail herein. As noted above, the present invention is directed to the output stage **100** and is not limited by the specific form of any power control circuitry **134**.

[0035] Typical power control applications require high output current as a primary consideration and low distortion as a secondary consideration. Lower frequency response and minimal distortion is not generally a major concern in power applications. However, maintaining a low quiescent current and having a high maximum current to quiescent current ratio is desirable. Thus, the user may alter the quiescent current I in the manner described above to minimize the quiescent current for power control applications. By increasing the supply voltage, the output stage **100** generates an increased output current and thus the power control output signal **132** is suitable for a greater number of power control applications.

[0036] Thus, the inventive output stage **100** may be easily altered for a variety of different electrical circuit applications. The translinear loop configuration allows low-voltage operation while the use of MOS devices permits a high output current-to-quiescent current ratio.

[0037] It is to be understood that even though various embodiments and advantages of the present invention have been set forth in the foregoing description, the above

disclosure is illustrative only, changes may be made in detail, yet remain within the broad principles of the invention. Therefore, the present invention is to be limited only by the appended claims.

094388 08304
10080" 888460